전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

GS8672Q38BE-450 데이터시트(PDF) 7 Page - GSI Technology

부품명 GS8672Q38BE-450
상세설명  On-Chip ECC with virtually zero SER
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  GSI [GSI Technology]
홈페이지  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8672Q38BE-450 데이터시트(HTML) 7 Page - GSI Technology

Back Button GS8672Q38BE-450 Datasheet HTML 3Page - GSI Technology GS8672Q38BE-450 Datasheet HTML 4Page - GSI Technology GS8672Q38BE-450 Datasheet HTML 5Page - GSI Technology GS8672Q38BE-450 Datasheet HTML 6Page - GSI Technology GS8672Q38BE-450 Datasheet HTML 7Page - GSI Technology GS8672Q38BE-450 Datasheet HTML 8Page - GSI Technology GS8672Q38BE-450 Datasheet HTML 9Page - GSI Technology GS8672Q38BE-450 Datasheet HTML 10Page - GSI Technology GS8672Q38BE-450 Datasheet HTML 11Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 28 page
background image
GS8672Q20/38BE-500/450/400
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01c 8/2017
7/28
© 2011, GSI Technology
Special Functions
Byte Write Control
Byte Write Enable pins are sampled at the same time that Data In is sampled. A High on the Byte Write Enable pin associated with
a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be
stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven High or Low
during the data in sample times in a write sequence.
Each write enable command and write address loaded into the RAM provides the base address for a 2-beat data transfer. The x18
version of the RAM, for example, may write 36 bits in association with each address loaded. Any 9-bit byte may be masked in any
write sequence.
Note: If “Half Write” operations (i.e., write operations in which a BWn pin is asserted for only half of a DDR write data transfer
on the associated 9-bit data bus, causing only 9 bits of the 18-bit DDR data word to be written) are initiated, the on-chip ECC will
be disabled for as long as the SRAM remains powered up thereafter. This must be done because ECC is implemented across entire
18-bit data words, rather than across individual 9-bit data bytes.
Byte Write Truth Table
The truth table below applies to write operations to Address "m", where Address "m" is the 18-bit memory location comprising the
2 beats of DDR write data associated with each BWn pin in a given clock cycle.
BWn
Input Data Byte n
Operation
Result
K
(Beat 1)
K
(Beat 2)
K
(Beat 1)
K
(Beat 2)
0
0
D0
D1
Full Write
D0 and D1 written to Address m
0
1
D0
X
Half Write
Only D0 written to Address m
1
0
X
D1
Half Write
Only D1 written to Address m
1
1
X
X
Abort
Address m unchanged
Notes:
1. BW0 is associated with Input Data Byte D[8:0].
2. BW1 is associated with Input Data Byte D[17:9].
3. BW2 is associated with Input Data Byte D[26:18] (in x36 only).
4. BW3 is associated with Input Data Byte D[35:27] (in x36 only).
5. ECC is disabled if a “Half Write” operation is initiated.


유사한 부품 번호 - GS8672Q38BE-450

제조업체부품명데이터시트상세설명
logo
GSI Technology
GS8672Q38BE-450 GSI-GS8672Q38BE-450 Datasheet
457Kb / 28P
   On-Chip ECC with virtually zero SER
GS8672Q38BE-450I GSI-GS8672Q38BE-450I Datasheet
457Kb / 28P
   On-Chip ECC with virtually zero SER
GS8672Q38BE-450I GSI-GS8672Q38BE-450I Datasheet
457Kb / 28P
   On-Chip ECC with virtually zero SER
More results

유사한 설명 - GS8672Q38BE-450

제조업체부품명데이터시트상세설명
logo
GSI Technology
GS8673ED36BK-625I GSI-GS8673ED36BK-625I Datasheet
457Kb / 31P
   On-Chip ECC with virtually zero SER
GS8673EQ18BK-625 GSI-GS8673EQ18BK-625 Datasheet
451Kb / 31P
   On-Chip ECC with virtually zero SER
GS8672Q38BE-450I GSI-GS8672Q38BE-450I Datasheet
457Kb / 28P
   On-Chip ECC with virtually zero SER
GS8673ED18BGK-625 GSI-GS8673ED18BGK-625 Datasheet
457Kb / 31P
   On-Chip ECC with virtually zero SER
GS8673ED36BK-550 GSI-GS8673ED36BK-550 Datasheet
457Kb / 31P
   On-Chip ECC with virtually zero SER
GS8672D37BGE-375 GSI-GS8672D37BGE-375 Datasheet
483Kb / 28P
   On-Chip ECC with virtually zero SER
GS8672D20BGE-633 GSI-GS8672D20BGE-633 Datasheet
483Kb / 30P
   On-Chip ECC with virtually zero SER
GS8672Q19BGE-300 GSI-GS8672Q19BGE-300 Datasheet
475Kb / 27P
   On-Chip ECC with virtually zero SER
GS8673ED36BK-675I GSI-GS8673ED36BK-675I Datasheet
457Kb / 31P
   On-Chip ECC with virtually zero SER
GS8673EQ36BGK-675 GSI-GS8673EQ36BGK-675 Datasheet
451Kb / 31P
   On-Chip ECC with virtually zero SER
GS8672D20BE-450I GSI-GS8672D20BE-450I Datasheet
483Kb / 30P
   On-Chip ECC with virtually zero SER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com