전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

GS8342D20BGD-450 데이터시트(PDF) 7 Page - GSI Technology

부품명 GS8342D20BGD-450
상세설명  36Mb SigmaQuad-IITM Burst of 4 SRAM
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  GSI [GSI Technology]
홈페이지  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8342D20BGD-450 데이터시트(HTML) 7 Page - GSI Technology

Back Button GS8342D20BGD-450 Datasheet HTML 3Page - GSI Technology GS8342D20BGD-450 Datasheet HTML 4Page - GSI Technology GS8342D20BGD-450 Datasheet HTML 5Page - GSI Technology GS8342D20BGD-450 Datasheet HTML 6Page - GSI Technology GS8342D20BGD-450 Datasheet HTML 7Page - GSI Technology GS8342D20BGD-450 Datasheet HTML 8Page - GSI Technology GS8342D20BGD-450 Datasheet HTML 9Page - GSI Technology GS8342D20BGD-450 Datasheet HTML 10Page - GSI Technology GS8342D20BGD-450 Datasheet HTML 11Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 30 page
background image
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.02c 8/2017
7/30
© 2011, GSI Technology
GS8342D06/11/20/38BD-550/500/450/400/350
Background
Separate I/O SRAMs, from a system architecture point of view, are attractive in applications where alternating reads and writes are
needed. Therefore, the SigmaQuad-II+ SRAM interface and truth table are optimized for alternating reads and writes. Separate I/O
SRAMs are unpopular in applications where multiple reads or multiple writes are needed because burst read or write transfers from
Separate I/O SRAMs can cut the RAM’s bandwidth in half.
SigmaQuad-II+ B4 SRAM DDR Read
The status of the Address Input, W, and R pins are sampled by the rising edges of K. W and R high causes chip disable. A Low on
the Read Enable pin, R, begins a read cycle. R is always ignored if the previous command loaded was a read command. Clocking
in a High on the Read Enable pin, R, begins a read port deselect cycle.
SigmaQuad-II+ B4 SRAM DDR Write
The status of the Address Input, W, and R pins are sampled by the rising edges of K. W and R High causes chip disable. A Low on
the Write Enable pin, W, and a High on the Read Enable pin, R, begins a write cycle. W is always ignored if the previous command
was a write command. Data is clocked in by the next rising edge of K, the rising edge of K after that, the next rising edge of K, and
finally by the next rising edge of K.
Special Functions
Byte Write and Nybble Write Control
Byte Write Enable pins are sampled at the same time that Data In is sampled. A High on the Byte Write Enable pin associated with
a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be
stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven High or Low
during the data in sample times in a write sequence.
Each write enable command and write address loaded into the RAM provides the base address for a 4-beat data transfer. The x18
version of the RAM, for example, may write 72 bits in association with each address loaded. Any 9-bit byte may be masked in any
write sequence.
Nybble Write (4-bit) control is implemented on the 8-bit-wide version of the device. For the x8 version of the device, “Nybble
Write Enable” and “NWx” may be substituted in all the discussion above.


유사한 부품 번호 - GS8342D20BGD-450

제조업체부품명데이터시트상세설명
logo
GSI Technology
GS8342D20BGD-400 GSI-GS8342D20BGD-400 Datasheet
523Kb / 30P
   JEDEC-standard pinout and package
GS8342D20BGD-400I GSI-GS8342D20BGD-400I Datasheet
523Kb / 30P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
More results

유사한 설명 - GS8342D20BGD-450

제조업체부품명데이터시트상세설명
logo
GSI Technology
GS8342D38BGD-350 GSI-GS8342D38BGD-350 Datasheet
523Kb / 30P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342D11BGD-350 GSI-GS8342D11BGD-350 Datasheet
523Kb / 30P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342DT11BD-550 GSI-GS8342DT11BD-550 Datasheet
524Kb / 30P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342DT38BD-400I GSI-GS8342DT38BD-400I Datasheet
524Kb / 30P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342D10BGD-450 GSI-GS8342D10BGD-450 Datasheet
506Kb / 29P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342D11BGD-550 GSI-GS8342D11BGD-550 Datasheet
523Kb / 30P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342D19BD-300I GSI-GS8342D19BD-300I Datasheet
506Kb / 29P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342D19BD-333 GSI-GS8342D19BD-333 Datasheet
506Kb / 29P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342D07BGD-350 GSI-GS8342D07BGD-350 Datasheet
506Kb / 29P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342DT10BD-333I GSI-GS8342DT10BD-333I Datasheet
507Kb / 29P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342DT07 GSI-GS8342DT07 Datasheet
467Kb / 29P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com