전자부품 데이터시트 검색엔진 |
|
AD7142ACPZ-REEL 데이터시트(PDF) 6 Page - Analog Devices |
|
AD7142ACPZ-REEL 데이터시트(HTML) 6 Page - Analog Devices |
6 / 70 page AD7142 Data Sheet Rev. B | Page 6 of 70 SPI TIMING SPECIFICATIONS (AD7142) TA = −40°C to +85°C; VDRIVE = 1.65 V to 3.6 V; AVCC, DVCC = 2.6 V to 3.6 V, unless otherwise noted. Sample tested at 25°C to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of VCC) and timed from a voltage level of 1.6 V. Table 4. SPI Timing Specifications Parameter Limit at TMIN, TMAX Unit Description fSCLK 5 MHz max t1 5 ns min CS falling edge to first SCLK falling edge t2 20 ns min SCLK high pulse width t3 20 ns min SCLK low pulse width t4 15 ns min SDI setup time t5 15 ns min SDI hold time t6 20 ns max SDO access time after SCLK falling edge t7 16 ns max CS rising edge to SDO high impedance t8 15 ns min SCLK rising edge to CS high CS SCLK SDI SDO t1 1 16 15 MSB LSB 2 3 MSB LSB 1 2 15 16 t2 t4 t5 t3 t6 t7 t8 Figure 3. SPI Detailed Timing Diagram |
유사한 부품 번호 - AD7142ACPZ-REEL |
|
유사한 설명 - AD7142ACPZ-REEL |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |